Vertical structures of SiO2 sandwiched between a top tungsten electrode and conducting nonmetal substrate were fabricated by dry and wet etching methods. Both structures exhibit similar voltage-controlled memory behaviors, in which short voltage pulses (1 µs) can switch the devices between high-and low-impedance states. Through the comparison of current-voltage characteristics in structures made by different methods, filamentary conduction at the etched oxide edges is most consistent with the results, providing insights into similar behaviors in metal/SiO/metal systems. High ON/OFF ratios of over 10 4 were demonstrated.
In this letter, we report reproducible resistive switching behaviors in M/SiO 2 /M vertical structures, fabricated by either wet or dry etching methods. We find that the switching in our system apparently happens at the vertical edges produced by the etching process. This constrained conduction path, dependent on the etching methods, can lead to an ON/OFF ratio exceeding 10 4 , an order of magnitude larger than that achievable in M/SiO/M systems [8] . The particular current-voltage (I-V) characteristics in structures produced by different etching methods provide further insights into the underlying filamentary character of conduction in SiO x switching systems.
Structures with two different oxide growth methods were examined. SiO 2 with a thickness of 50 nm was grown by (1) thermal oxidization of a silicon substrate and (2) plasma-enhanced chemical vapor deposition (PECVD) on a TiN/Si substrate (TiN was deposited by physical vapor deposition (PVD) on Si). Likewise, vertical M/SiO 2 /M structures were fabricated by two different approaches. In the first approach, a lift-off process was used to define circular tungsten (W) electrodes (by sputtering, with 5 nm-thick Ti adhesion layer) hav- . A series of reading the device state by applying bias pulses of +1 V (1 µs). After every five readings, the device was set by an erasing pulse (+8 V, 1 µs) or a writing pulse (+4 V, 1 µs) as show in the corresponding upper panel.
ing thicknesses of 100 nm and diameters of 50 µm. 10:1 buffered oxide etch (BOE, J. T. Baker) was used to remove the surrounding SiO 2 , leaving the layer underneath the W electrode protected (device type 1 or DEV-1, see inset in Fig. 1a ). In the second approach, reactive ion etching (RIE) was used to define the vertical sandwich structures. 10 nm of TiN and 100 nm of W were first deposited on SiO 2 by PVD. A 70×70 µm 2 photoresist area was then patterned by photolithography and used as the sacrificial mask. Corresponding etching recipes (e.g., SF 6 /BCl 3 /Cl 2 for W etching; BCl 3 /Cl 2 for TiN etching; and CF 4 /CHF 3 for SiO 2 etching) were used with the layered structure underneath the photoresist protected, thereby forming the vertical structure (DEV-2, see inset in Fig. 2a) . A several-minute annealing at 600 o C in an Ar/H 2 environment was performed before electrical characterizations. Measurements were done using an Agilent 4155C semiconductor parameter analyzer under a single sweep mode. Bias voltage was applied by a probe tip at the top W electrode with the conducting substrate grounded. All data was collected in vacuum ( 10 −2 mTorr) at room temperature, unless otherwise specified. , with a sudden current jump at ∼3.3 V and then a sudden drop at ∼5 V back into a high-impedance state. The backward sweep, from high bias back toward 0 V, shows a lowimpedance state at region "I". This hysteretic behavior results from a voltage-controlled resistance change in the higher bias (writing) range (region "II" in Fig. 1a ), indicated by the sudden rise in current during the forward sweep. A rapid falling edge of voltage in this region can write the device into a conductance state corresponding to this ending voltage [8] . For example, a rapid voltage drop at 4 V writes the device into an ON state, while one at 8 V erases the device into OFF The obtained state can be read out at the low bias region "I" without being destroyed, allowing the structure to act as a non-volatile memory device. Pulses as narrow as 1 µs (limited by instrumentation) were applied to read, write and erase the device (Fig. 1b) , with an ON/OFF ratio over 10 4 achieved. The memory states are stable against reading, showing no degradation in ON-or OFF-state conduction after 1000 read operations.
Similarly, Fig. 2a (black curves) shows the typical hysteresis I-Vs in DEV-2 devices with bias sweeps as described above. Compared to those in Fig. 1a from the DEV-1 device, the I-Vs here have (1) higher ON and OFF currents and (2) comparatively smooth current changes in the writing region. The conductance change in this region, without a drastic rise or drop, means that the conductance state of the device can be changed semicontinuously by applying bias pulses of different amplitudes. The color curves in Fig. 2a show how different bias sweep ranges (thus different final writing voltages) change the conduction states of the device Decreasing of the sweep range leads to a gradual decline in the ON/OFF ratio because of an increasing current in the OFF state set by the reduced final bias (the ON current tends to increase at a rate much smaller than that of increase in the OFF current). The writing region tends to shift toward low bias, indicated by the shift of the current-rise edge in the forward sweep. A multilevel or analog memory [8, 14] is demonstrated in Fig. 2b by applying erasing bias pulses of different amplitudes. The adjustable ON/OFF ratio is less than 10 3 due to comparatively large OFF currents.
To clarify where the switching takes place in these vertical devices, W or W/TiN electrodes with the same thicknesses and sizes were deposited on the (PECVD) SiO 2 /TiN/Si substrate, without doing any etching of the oxide (see left schematic in Fig. 3a) , or on wetetching defined SiO2 pillars of larger diameter on the (thermal) SiO 2 /Si substrate (see right schematic in Fig.  3a) . The samples were annealed under the same conditions as those adopted for the previous structures and then characterized via electrical measurements. No conduction was observed up to a bias of 25 V (I∼10 −12 A). Devices with different diameters (25 µm, 50 µm, and 100 µm) were also made and the ON currents were collected for DEVs-1 and another type of wet-etching defined W/Ti/(PECVD) SiO 2 /TiN/Si devices (DEVs-3, see schematic in Fig. 3b ). For both DEVs-1 and DEVs-3, the ON currents scale approximately with the diameter (black dashed lines in Fig. 3d-e) rather than with the device area (red dotted lines in Fig. 3d-e) . These results imply that conduction and switching only take place after the etching and are likely localized at the vertical SiO2 edges. The I-Vs of DEVs-3 tend to have features combining attributes of DEV-1 and DEV-2. DEVs-3 typically have higher ON and OFF currents than those in DEV-1, but lower than those in DEV-2 (at the same bias sweep ranges). The forward sweep still begins with a sudden current rise in the writing region, but then follows a less intense declining tail. Fig. 3c shows three forward I-Vs from each of the three types of devices. We suspect that surface differences resulting from etching methods and oxide growth techniques are responsible for this variation.
The surface nature of the conduction is further supported by the response of devices to annealing in a reducing atmosphere. A several-minute thermal annealing at 600 o C in Ar/H 2 was necessary to observe the switching in wet etched devices. Before annealing, a majority (over 80%) of the devices was non-conducting (e.g., I∼10
−12 A at a bias up to 25V). Detectable conduction began to take place after the thermal annealing in the reducing environment. An electroforming process takes place by sweeping to high voltages (e.g., 20 V). Large current fluctuations gradually move toward lower bias voltages in subsequent sweeps. Finally, reproducible forward I-Vs as described previously are established. For the devices fabricated by dry etching (DEV-2), a similar forming process can take place even before the annealing. An annealing simply obviates this forming process by introducing the device into a formed ON state for the first forward sweep. All three device types have similarities once operational. They have (1) similar reading/writing bias ranges (see Fig. 3c ), (2) similar noise distributions with comparatively smooth I-Vs at the reading bias range and larger fluctuations in the writing region, and (3) fast switching time down to 1 µs. Low-temperature tests show that these devices cannot be electroformed at a temperature below 150 K, while the ON-state conductance shows relatively little temperature dependence down to 100 K [15] . Our other tests show that the switching and forming processes in all types of the devices are bias-polarity independent. Since all the devices are asymmetric in structure with non-metallic substrates of either Si or TiN/Si, metal filament formation is unlikely to be responsible for the observed switching because such a process usually involves metal ion migration or injection from the electrode, which is bias-polarity dependent [1]. Moreover, metal filaments generally have higher ON currents than those observed here. All the observed characteristics resemble those in the M/SiO/M system [8] , where SiO plays the essential switching role. In our structures we suggest that nonstoichiometric SiO x at the etched oxide edges is the switching medium.
While M/SiO/M systems were first studied decades ago, the detailed underlying switching mechanism remains debatable [8] . The surface-restricted switching in our system may offer insights. The I-Vs in DEVs 1-3 mainly differ in the current magnitudes and fluctuations. As shown in Fig. 3c , with the decreasing of the operating current level, the current fluctuations in the writing bias region increase. Note that in Fig. 3c the OFF current of DEV-2 is much larger than that of DEV-1, changing from a relatively smooth I-V into one with discrete steps. We suggest that this is a consequence of having an ensemble of conducting paths in DEV-2 and only a few paths in DEV-1. The sweep-to-sweep variation in switching voltages even in the same DEV-1 further indicates the discrete nature of conduction paths. One can imagine that a large ensemble of DEVs-1 in parallel would lead to the comparatively smooth I-V in DEV-2 due to a variety of current rise and drop edges. The I-V of DEV-3 in Fig. 3c is consistent with this idea, with an intermediate conductance device DEV-3 having features between the two limits of DEV-1 and DEV-2. It is straightforward that a large number of paths with non-uniform writing/erasing biases would limit the overall ON/OFF ratio, while reducing the path number can push this ratio up, as demonstrated in DEV-1 with an ON/OFF ratio > 10 4 . Currently the device size is limited due to our instrumentation (e.g., the size of probe tip for measurement). The variation in ON currents for devices with the same nominal sizes (see Fig. 3d-e) implies that the switching likely takes place locally at some parts of the SiO 2 vertical edge instead of uniformly along the entire circumference. It is thus expected that the device size could be further reduced, even down to one comparable to the actual switching region, which could be small due to the filamentary nature. Devices can have OFF currents at the noise level of our instrumentation (∼ 10 −12 A), giving an ON/OFF ratio approaching 10
6
[15] even at the current device size. These traits indicate the possibility of high-density memory arrays based on this switching. 4.0x10 -6 6.0x10 -6 8.0x10 2.0x10 -6 3.0x10 by applying bias pulses of +1 V (1 µs). The device was either written into an ON state by a (+5 V, 1 µs) pulse or erased into an OFF state by a (+10 V, 1 µs) pulse after every five readings. It shows that the OFF currents are at the noise level of our instrumentation (10 −12 A) and an ON/OFF ratio approaching to 10
6 .
